

**SN54LS620, SN54LS621,  
SN74LS620, SN74LS621, SN74LS623  
OCTAL BUS TRANSCEIVERS**

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
  - Local Bus-Latch Capability
  - Hysteresis at Bus Inputs Improves Noise Margins
  - Choice of True or Inverting Logic
  - Choice of 3-State or Open-Collector Outputs

<b>DEVICE</b>	<b>OUTPUT</b>	<b>LOGIC</b>
'LS620	3-State	Inverting
'LS621	Open-Collector	True
'LS623	3-State	True

### **description**

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ( $\overline{GBA}$  and  $\overline{GAB}$ ).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'LS620, 'LS621, and 'LS623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the 'LS621 and 'LS623 devices or complementary for the 'LS620.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**


NOTE 1: Voltage values are with respect to network ground terminal.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54LS620, SN54LS621, SN74LS620, SN74LS621, SN74LS623 OCTAL BUS TRANSCEIVERS

logic symbols<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, and N packages.

TEXAS  
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS620, SN54LS621,  
SN74LS620, SN74LS621, SN74LS623  
OCTAL BUS TRANSCEIVERS**

**logic diagrams (positive logic)**



**schematics of inputs and outputs**



**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54LS620, SN74LS620, SN74LS623

## OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

PARAMETER	SN54LS620			SN74LS620 SN74LS623			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-12			-15	mA
Low-level output current, $I_{OL}$			12			24	mA
Operating free-air temperature, $T_A$	-65		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS620			SN74LS620 SN74LS623			UNIT
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
$V_{IH}$ High-level input voltage		2			2			V
$V_{IL}$ Low-level input voltage			0.5			0.6		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $V_{CC} = \text{MIN}$			-1.5			-1.5	V
Hysteresis ( $V_{T+} - V_{T-}$ ) A or B input	$V_{CC} = \text{MIN}$	0.1	0.4		0.2	0.4		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = V_{IL \text{ max}}$	2.4	3.4		2.4	3.4		V
	$I_{OH} = \text{MAX}$	2			2			
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2\text{ V}$ , $V_{IL} = V_{IL \text{ max}}$	0.25	0.4		0.25	0.4		V
	$I_{OL} = 12\text{ mA}$				0.35	0.5		
$I_{OZH}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 2.7\text{ V}$			20			20	$\mu\text{A}$
$I_{OZL}$ Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 0.4\text{ V}$			-400			-400	$\mu\text{A}$
$I_I$ Input current at maximum input voltage	A or B $\bar{G}BA$ or $GAB$	$V_{CC} = \text{MAX}$ , $V_I = 5.5\text{ V}$	0.1		0.1		0.1	$\text{mA}$
		$V_{CC} = \text{MAX}$ , $V_I = 7\text{ V}$	0.1		0.1		0.1	$\text{mA}$
$I_{IH}$ High-level input current		$V_{CC} = \text{MAX}$ , $V_I = 2.7\text{ V}$		20			20	$\mu\text{A}$
$I_{IL}$ Low-level input current		$V_{CC} = \text{MAX}$ , $V_I = 0.4\text{ V}$		-0.4			-0.4	$\text{mA}$
$I_{OS}$ Short-circuit output current <sup>\$</sup>		$V_{CC} = \text{MAX}$	-40	-225	-40	-225	-225	$\text{mA}$
$I_{CC}$ Total supply current	Outputs high		48	70	48	70		$\text{mA}$
	Outputs low	$V_{CC} = \text{MAX}$ , Outputs open	62	90	62	90		
	Outputs at Hi-Z		64	95	64	95		

<sup>T</sup>For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>\$</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics at $V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS620			SN74LS623			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high-level output	A	B	$C_L = 45\text{ pF}$ ,	6	10		8	15		ns
	B	A		6	10		8	15		
$t_{PHL}$ Propagation delay time, high-to-low-level output	A	B	$R_L = 667\text{ }\Omega$ ,	8	15		11	15		ns
	B	A		8	15		11	15		
$t_{PZL}$ Output enable time to low level	$\bar{G}BA$	A	See Note 2	31	40		31	40		ns
	GAB	B		31	40		31	40		
$t_{PZH}$ Output enable time to high level	$\bar{G}BA$	A		23	40		26	40		ns
	GAB	B		23	40		26	40		
$t_{PLZ}$ Output disable time from low level	$\bar{G}BA$	A	$C_L = 5\text{ pF}$ ,	15	25		15	25		ns
	GAB	B		15	25		15	25		
$t_{PHZ}$ Output disable time from high level	$\bar{G}BA$	A	See Note 2	15	25		15	25		ns
	GAB	B		15	25		15	25		

$t_{PLH}$  = Propagation delay time, low-to-high-level output

$t_{PHL}$  = Propagation delay time, high-to-low-level output

$t_{PZL}$  = Output enable time to high level

$t_{PZH}$  = Output disable time from high level

$t_{PZL}$  = Output enable time to low level

$t_{PHZ}$  = Output disable time from low level

$t_{PLZ}$  = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265