
SDLS125A - OCTOBER 1976 - REVISED JULY 1998

- Dual Versions of the SN54LS90 and SN74LS90 Counters
- Individual Clock, Direct Clear, and Set-to-9 Inputs for Each Decade Counter
- Dual Counters Can Significantly Improve System Densities as Package Count Can Be Reduced by 50%
- Maximum Count Frequency of 25 MHz . . . 35 MHz Typical
- Buffered Outputs Reduce Possibility of Collector Commutation
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual 4-bit decade counters in a single package. Each decade counter has individual clock (1CLK, 2CLK), clear (1CLR, 2CLR), and set-to-9 (1SET9, 2SET9) inputs. BCD count sequences of any length up to divide-by-100 can be implemented with a single 'LS490 device. Buffering on each output is provided to significantly reduce susceptibility to collector commutation. All inputs are diode clamped to reduce the effects of line ringing. The counters have parallel outputs from each counter stage so that submultiples of the input count frequency are available for system timing signals.



NC - No internal connection

The SN54LS490 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LS490 is characterized for use in industrial systems operating from 0°C to 70°C.

(each counter)									
INP	UTS		OUTPUTS						
CLR	SET9	QA	QB	QC	; Q _D				
Н	L	L	L	L	L				
L	н	н	L	L	н				
L	L	Count							

CLEAR/SET-TO-9 FUNCTION TABLE (each counter)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDLS125A - OCTOBER 1976 - REVISED JULY 1998

BCD COUNT SEQUENCE (each counter)									
COUNT		OUTPUTS							
COONT	QD	QC	QB	QA					
0	L	L	L	L					
1	L	L	L	н					
2	L	L	Н	L					
3	L	L	Н	н					
4	L	Н	L	L					
5	L	Н	L	н					
6	L	Н	Н	L					
7	L	Н	Н	н					
8	н	L	L	L					
9	н	L	L	Н					

logic symbol[†]




 \dagger This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



SDLS125A - OCTOBER 1976 - REVISED JULY 1998


schematics of inputs and outputs





SDLS125A - OCTOBER 1976 - REVISED JULY 1998

logic diagram (each counter)



Pin numbers shown are for the D, J, N, and W packages.



SDLS125A - OCTOBER 1976 - REVISED JULY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Clock input voltage	V
N package	V

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		SI	SN54LS490 SN74LS490		0	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-400			-400	μA
IOL	Low-level output current			4			8	mA
fcount	Count frequency	0		25	0		25	MHz
tw	Pulse width (any input)	20			20			ns
t _{su}	Clear or set-to-9 inactive-state setup time	25↓‡			25↓‡			ns
Т _А	Operating free-air temperature	-55		125	0		70	°C

[‡] The arrow (\downarrow) indicates that the falling edge of the clock pulse is used for reference.



SDLS125A - OCTOBER 1976 - REVISED JULY 1998

	PARAMETER		TEST CONDITIONS [†]		SN74LS490			SN74LS490			UNIT
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input	voltage			2			2			V
VIL	Low-level input v	oltage					0.7			0.8	V
VIK	Input clamp volta	ige	$V_{CC} = MIN,$	lı = -18 mA			-1.5			-1.5	V
VOH	High-level output	t voltage	V _{CC} = MIN, V _I - V _{IL} = V _I Lmax	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = V_{IL}max$		3.4		2.7	3.4		V
Max		lto	$V_{CC} = MIN,$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	۷
VOL	Low-level output	voltage	VIH = 2 V, VIL = VILmax	I _{OL} = 8 mA					0.35	0.5	
	Input current	CLR, SET9	V _{CC} = MAX,	V _I = 7 V			0.1			0.1	
Ι	at maximum input voltage	CLK	V _{CC} = MAX,	VI = 5.5 V			0.2			0.2	mA
	High-level	CLR, SET9		<u> </u>			20			20	
ЧН	input current	CLK	$V_{CC} = MAX,$	V _I = 2.7 V			100			100	μA
1	Low-level	CLR, SET9		$\lambda = 0.4 \lambda$			-0.4			-0.4	
ΙL	input current	CLK	V _{CC} = MAX,	V _I = 0.4 V			-1.6			-1.6	mA
los§	Short-circuit outp	out current	$V_{CC} = MAX$		-20		-100	-20		-100	mA
ICC	Supply current		V _{CC} = MAX,	See Note 3		15	26		15	26	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


NOTE 3: I_{CC} is measured with all outputs open, both CLR inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax	CLK	QA	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	25	35		MHz
^t PLH	CLK	0.	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega$		12	20	ns
^t PHL	CLK	Q _A	$C_{L} = 15 \text{pr}, \text{R}_{L} = 2 \text{K}_{22}$		13	20	115
^t PLH	CLK		$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega$		24	39	ns
^t PHL	CLK	Q _{B,} Q _D	$O_{L} = 15 \text{pr}, \text{R}_{L} = 2 \text{RS2}$		26	39	
^t PLH	CLK	QC	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega$		32	54	ns
^t PHL	CLK	QC	$C_{L} = 15 \text{pr}, R_{L} = 2 \text{Ksz}$		36	54	115
^t PHL	CLR	Any	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$		24	39	ns
^t PLH	SET9	Q _{A,} Q _D	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega$		24	39	ns
^t PHL	3219	Q _{B,} Q _C	$\int OL = 10 \text{ pr}, \text{KL} = 2 \text{ KS2}$		20	36	115



SDLS125A - OCTOBER 1976 - REVISED JULY 1998




PARAMETER MEASUREMENT INFORMATION

NOTE A: Input pulses are supplied by a generator having the following characteristics: $t_f \le 15$ ns, $t_f \le 6$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O \approx 50 \ \Omega$.

Figure 1. Voltage Waveforms



SDLS125A - OCTOBER 1976 - REVISED JULY 1998



- B. All diodes are 1N3064 or equivalent.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω, t_f \leq 15 ns, t_f \leq 6 ns.
- F. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
- G. The outputs are measured one at a time with one input transition per measurement.

