SCLS239M - OCTOBER 1995 - REVISED JULY 2003


- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17

SN54AHCT373 . . . J OR W PACKAGE SN74AHCT373 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)

	_			
OE [1	\cup	20] v _{cc}
1Q [2		19] 8Q
1D [3		18] 8D
2D [4		17] 7D
2Q [16	7Q
3Q [6		15] 6Q
3D [7		14] 6D
4D [8		13] 5D
4Q [9		12] 5Q
GND [10		11	LE

- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54AHCT373 . . . FK PACKAGE (TOP VIEW)



description/ordering information

The 'AHCT373 devices are octal-transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHCT373N	SN74AHCT373N
	SOIC - DW	Tube	SN74AHCT373DW	AHCT373
	30IC = DW	Tape and reel	SN74AHCT373DWR	AUC13/3
-40°C to 85°C	SOP - NS	Tape and reel	SN74AHCT373NSR	AHCT373
-40 C to 65 C	SSOP – DB	Tape and reel	SN74AHCT373DBR	HB373
	TSSOP – PW	Tube	SN74AHCT373PW	HB373
	1330F - FW	Tape and reel	SN74AHCT373PWR	прэгэ
	TVSOP - DGV	Tape and reel	SN74AHCT373DGVR	HB373
	CDIP – J	Tube	SNJ54AHCT373J	SNJ54AHCT373J
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT373W	SNJ54AHCT373W
	LCCC – FK	Tube	SNJ54AHCT373FK	SNJ54AHCT373FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS239M - OCTOBER 1995 - REVISED JULY 2003

FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Output voltage range, V _O (see Note 1)		
Input clamp current, $I_{IK}(V_I < 0)$		
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	- 	±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2)	: DB package	70°C/W
	DGV package	92°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS239M - OCTOBER 1995 - REVISED JULY 2003

recommended operating conditions (see Note 3)

		SN54AH	SN54AHCT373		CT373	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	5.5	0	5.5	V
٧o	Output voltage	0	Vcc	0	VCC	٧
IOH	High-level output current		-8		-8	mA
loL	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AH	CT373	SN74AH	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vari	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		٧
Voi	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	٧
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Δl _{CC} †	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
C _i	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		9						pF

 $^{^{\}star}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AHCT373		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t _W	Pulse duration, LE high	6.5		6.5		6.5		ns
t _{su}	Setup time, data before $\overline{LE} \downarrow$	1.5		1.5		1.5		ns
t _h	Hold time, data after LE↓	3.5		3.5		3.5		ns



[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

SN54AHCT373, **SN74AHCT373 OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCLS239M - OCTOBER 1995 - REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Τ _έ	\ = 25°C	;	SN54AH	CT373	SN74AH	CT373	LINUT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
^t PLH	D	Q	C _I = 15 pF		5.1*	8.5*	1*	9.5*	1	9.5	ns			
t _{PHL}	D	3	CL = 13 μΓ		5.1*	8.5*	1*	9.5*	1	9.5	115			
^t PLH	LE	Q	C _I = 15 pF		7.7*	12.3*	1*	13.5*	1	13.5	ns			
^t PHL	LL	ч	GL = 13 pr		7.7*	12.3*	1*	13.5*	1	13.5	115			
^t PZH	ŌĒ	Q	C _L = 15 pF		6.3*	10.9*	1*	12.5*	1	12.5	ns			
^t PZL	OE	Q	CL = 15 pr		6.3*	10.9*	1*	12.5*	1	12.5	12.5			
^t PHZ	ŌĒ	Q	C ₁ = 15 pF		6*	10.2*	1*	11*	1	11	ns			
^t PLZ	OL	Q	٧	3	y	ο _L = 13 βι		6*	10.2*	1*	11*	1	11	
^t PLH	D	Q	C _I = 50 pF		5.9	9.5	1	10.5	1	10.5	ns			
^t PHL	ט	Q	CL = 50 pr		5.9	9.5	1	10.5	1	10.5	115			
^t PLH	LE	Q	C _L = 50 pF		8.5	13.3	1	14.5	1	14.5	ns			
^t PHL	LL	٧	С <u>Г</u> = 30 рі		8.5	13.3	1	14.5	1	14.5	115			
^t PZH	ŌĒ	Q	C _I = 50 pF		7.1	11.9	1	13.5	1	13.5	nc			
^t PZL	OE	3	CL = 30 pr		7.1	11.9	1	13.5	1	13.5 ns				
^t PHZ	ŌĒ Q		0	C _L = 50 pF		6.8	11.2	1	12	1	12	ns		
t _{PLZ}		١		GL = 50 pr		6.8	11.2	1	12	1	12	115		
tsk(o)			C _L = 50 pF			1**				1	ns			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER			SN74AHCT373			
	PARAMETER		TYP	MAX	UNIT		
VOL(P)	Quiet output, maximum dynamic VOL		0.8	1.2	V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	-1.2	V		
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.1			V		
V _{IH(D)}	High-level dynamic input voltage	2			V		
V _{IL(D)}	Low-level dynamic input voltage			8.0	V		

NOTE 4: Characteristics are for surface-mount packages only.


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER			ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	17	pF



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

