May 1988 Revised October 2000

# SEMICONDUCTOR IM

## **Quad Parallel Register with Enable**

#### **General Description**

FAIRCHILD

The 74F379 is a 4-bit register with buffered common Enable. This device is similar to the 74F175 but features the common Enable rather than common Master Reset.

#### Features


- Edge triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs

#### **Ordering Code:**


Order Number	Package Number Package Description					
74F379SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
74F379SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F379PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						

#### Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbols



#### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS009527

#### **Unit Loading/Fan Out**

		U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
D <sub>0</sub> –D <sub>3</sub>	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA	
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs	50/33.3	-1 mA/20 mA	
$Q_0 - Q_3$ $\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA	

#### **Functional Description**


The 74F379 consists of four edge-triggered D-type flipflops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable ( $\overline{E}$ ) inputs are common to all flip-flops. When the  $\overline{E}$  is input HIGH, the register will retain the present data independent of the CP input. The  $\mathsf{D}_{\mathsf{n}}$  and  $\overline{\mathsf{E}}$ inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.

Tru	th	Tab	le
-----	----	-----	----

	Inputs	Out	puts	
Ē	СР	D <sub>n</sub>	Q <sub>n</sub>	$\overline{\mathbf{Q}}_{\mathbf{n}}$
Н	~	х	NC	NC
L	~	н	н	L
L	~	L	L	н

H = HIGH Voltage Level

H = HIGH Voltage LevelL = LOW Voltage LevelX = Immaterial $<math>rac{1}{2} = LOW-to-HIGH Transition$ NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

## Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F379

 $0^{\circ}C$  to  $+70^{\circ}C$ 

+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA
	Voltage	5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V Min		I <sub>OL</sub> = 20 mA
	Voltage				0.5	v	IVIIII	$I_{OL} = 20 \text{ IIIA}$
I <sub>IH</sub>	Input HIGH				5.0	μA	Max	V <sub>IN</sub> = 2.7V
	Current				5.0	μΑ	IVIAX	$v_{IN} = 2.7 v$
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test				7.0	μΛ	IVIAA	v <sub>IN</sub> = 7.0v
I <sub>CEX</sub>	Output HIGH				50		Max	V – V
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V 0.0		I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
l <sub>OD</sub>	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60	1	-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CCL</sub>	Power Supply Current			28	40	mA	Max	V <sub>O</sub> = LOW

			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
Symbol	Parameter								
Gymbol	i urumeter								
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	100	140		75		100		MHz
t <sub>PLH</sub>	Propagation Delay	3.5	5.0	6.5	3.0	8.5	3.5	7.5	
t <sub>PHL</sub>	CP to $Q_n, \overline{Q}_n$	5.0	6.5	8.5	4.0	10.0	5.0	9.5	ns

## AC Operating Requirements

		<b>TA</b> = -	$T_A = +25^{\circ}C$		$T_A=-55^\circ C$ to $+125^\circ C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> =	+ <b>5.0V</b>	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		4.0			3.0	
t <sub>S</sub> (L)	D <sub>n</sub> to CP	3.0		4.0			3.0	ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		2.0			1.0	115
t <sub>H</sub> (L)	D <sub>n</sub> to CP	1.0		2.0			1.0	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	6.0		8.0			6.0	
t <sub>S</sub> (L)	E to CP	6.0		8.0			6.0	20
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0			0	ns
t <sub>H</sub> (L)	E to CP	0		0			0	
t <sub>W</sub> (H)	CP Pulse Width	4.0		5.0			4.0	20
t <sub>W</sub> (L)	HIGH or LOW	5.0		7.0			5.0	ns