
74F283 4-Bit Binary Full Adder with Fast Carry

General Description


Ordering Code:

SEMICOND		April 1988 Revised September 2000						
74F283								
4-Bit Bir	nary Full A	dder with Fast Carry						
General D	escription							
	•	Ill adder with internal						
-	-	inary words $(A_0 - A_3,$						
0 0,		rates the binary Sum $t (C_4)$ from the most						
ignificant bit. Th	e 74F283 will opera	te with either active						
HIGH or active L	OW operands (positiv	e or negative logic).						
Ordering (Code:							
Order Number	Package Number	Package Description						
'4F283SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow						
		6-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74F283SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Din Nomes	Description	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
A ₀ -A ₃	A Operand Inputs	1.0/2.0	20 µA/-1.2 mA		
B ₀ -B ₃	B Operand Inputs	1.0/2.0	$20~\mu\text{A/}{-}1.2~\text{mA}$		
C ₀	Carry Input	1.0/1.0	20 µA/–0.6 mA		
S ₀ -S ₃	Sum Outputs	50/33.3	-1 mA/20 mA		
C ₄	Carry Output	50/33.3	-1 mA/20 mA		

© 2000 Fairchild Semiconductor Corporation DS009513 www.fairchildsemi.com

Functional Description


The 74F283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C₀). The binary sum appears on the Sum (S₀-S₃) and outgoing carry (C₄) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

Interchanging inputs of equal weight does not affect the operation. Thus C₀, A₀, B₀ can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 74F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure 1. Note that if C₀ is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 74F283 are not brought out for use as inputs or outputs.

However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A33, B3) LOW makes ${\rm S}_3$ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 74F283 into a 2-bit and a 1-bit adder. The third stage adder (A₂, B₂, S₂) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A₂ and B₂) and bringing out the carry from the second stage on S_2 . Note that as long as A_2 and B_2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A₂ and B₂ are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S₀, S₁ and S₂ present a binary number equal to the number of inputs I_1- I₅ that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs I_1-I_5 are true, the output M_5 is true.

	C ₀	A ₀	A ₁	A ₂	Α3	B ₀	В ₁	B ₂	B ₃	S ₀	S ₁	S ₂	S ₃	C ₄
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0






FIGURE 2. 3-Bit Adder





FIGURE 4. 5-Input Encoder







FIGURE 5. 5-Input Majority Gate

www.fairchildsemi.com

2



74F283

Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambier	t Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}		2.5			V	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7			v	IVIITI	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH				5.0		Max	V _{IN} = 2.7V
	Current				5.0	μA	IVIAX	$v_{IN} = 2.7 v$
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	v _{IN} = 7.0 v
ICEX	Output HIGH			50	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (C _O)
					-1.2	1114	IVIAA	$V_{IN} = 0.5V (A_n, B_n)$
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current			36	55	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			36	55	mA	Max	$V_0 = LOW$

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0$ $C_L = 50 \text{ pF}$	/	V _{CC}	C to +125°C = 5.0V 50 pF	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	3.5	7.0	9.5	3.5	14.0	3.5	11.0	ns	
t _{PHL}	C ₀ to S _n	3.0	7.0	9.5	3.0	14.0	3.0	11.0	115	
t _{PLH}	Propagation Delay	3.0	7.0	9.5	3.0	17.0	3.0	13.0		
t _{PHL}	A _n or B _n to S _n	3.0	7.0	9.5	3.0	14.0	3.0	11.5	ns	
t _{PLH}	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5	ns	
t _{PHL}	C ₀ to C ₄	3.0	5.4	7.0	2.5	10.0	3.0	8.0	115	
t _{PLH}	Propagation Delay	3.0	5.7	7.5	3.0	10.5	3.0	8.5		
t _{PHL}	A_n or B_n to C_4	2.5	5.3	7.0	2.5	10.0	2.5	8.0	ns	

www.fairchildsemi.com