74F151A 8-Input Multiplexer

FAIRCHILD

SEMICONDUCTOR

74F151A 8-Input Multiplexer

General Description

The F151A is a high-speed 8-input digital multiplexer. It provides in one package the ability to select one line of data from up to eight sources. The F151A can be used as a


universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Ordering Code:


Order Number	Package Number	Package Description				
74F151ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
74F151ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F151APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
I ₀ –I ₇	Data Inputs	1.0/1.0	20 µA/–0.6 mA	
S ₀ -S ₂	Select Inputs	1.0/1.0	20 µA/–0.6 mA	
E	Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
Z	Data Output	50/33.3	–1 mA/20 mA	
Z	Inverted Data Output	50/33.3	–1 mA/20 mA	

Functional Description

Truth Table

The F151A is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both assertion and negation outputs are provided. The Enable input (\overline{E}) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is: $Z = \overline{E} \cdot (I_0 \overline{S_2} \overline{S_1} \overline{S_0} + I_1 \overline{S_2} \overline{S_1} S_0 + I_2 \overline{S_2} S_1 \overline{S_0} + I_2 \overline{S_0} + I_2 \overline{S_0} + I_2 \overline{S_0} \overline{S_0} + I_2 \overline{S_0} +$

$$|_{3}\overline{S}_{2}S_{1}S_{0} + |_{4}S_{2}\overline{S}_{1}\overline{S}_{0} + |_{5}S_{2}\overline{S}_{1}S_{0} +$$

$$I_{6} S_{2} S_{1} \overline{S}_{0} + I_{7} S_{2} S_{1} S_{0}$$

 $= \begin{bmatrix} 4 \\ 2 \end{bmatrix} \begin{bmatrix} 4 \\ 0 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 2 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 2 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 2 \\ 0 \end{bmatrix} \begin{bmatrix}$


The F151A provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the F151A can provide any logic function of four variables and its negation.

	Inj	Out	puts		
Ē	S ₂	S ₁	S ₀	z	z
Н	Х	Х	Х	Н	L
L	L	L	L	Īo	I ₀
L	L	L	Н	Ī ₁	I ₁
L	L	Н	L	\overline{I}_2	I_2
L	L	н	н	Ī3	I ₃
L	н	L	L	Ī4	I_4
L	н	L	н	\overline{I}_5	I_5
L	н	н	L	Ī ₆	I_6
L	н	н	н	Ī ₇	I ₇

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Storage Temperature	–65°C to +150°C	Conditior
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$	Free Air Ambie
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$	Supply Voltage
V _{CC} Pin Potential to		
Ground Pin	-0.5V to +7.0V	
Input Voltage (Note 2)	-0.5V to +7.0V	
Input Current (Note 2)	-30 mA to +5.0 mA	
Voltage Applied to Output		

in HIGH State (with $V_{CC} = 0V$) Standard Output –0.5V to $V_{\mbox{\scriptsize CC}}$ -0.5V to +5.5V 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating ns

ient Temperature je

under these conditions is not implied.

74F151A

 $0^{\circ}C$ to $+70^{\circ}C$

+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

Note 2: Either voltage limit or current limit is sufficient to protect inputs. **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 10%	V _{CC} 2.5			V	Min	I _{OH} = -1 mA	
	Voltage 5% V	CC 2.7			v	IVIIN	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage 10%	V _{CC}		0.5	V	Min	I _{OL} = 20 mA	
н	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V	
BVI Input HIC	Input HIGH Current			7.0	μA	Max	V _{IN} = 7.0V	
	Breakdown Test			7.0	μΛ	IVIAA	v _{IN} - 7.0v	
ICEX	Output HIGH			50		Max	V _{OUT} = V _{CC}	
	Leakage Current			50	μA	IVIAX		
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA	
	Test	4.75			v	0.0	All Other Pins Grounded	
OD	Output Leakage	Jt Leakage 3.75 uA		μA	μA 0.0	V _{IOD} = 150 mV		
	Circuit Current			3.75	μΑ	0.0	All Other Pins Grounded	
IL	Input LOW Current		1	-0.6	mA	Max	$V_{IN} = 0.5V$	
os	Output Short-Circuit Current	-60	1	-150	mA	Max	$V_{OUT} = 0V$	
сс	Power Supply Current		13.5	21.0	mA	Max	V _O = HIGH	

www.fairchildsemi.com

74F151A

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	t
t _{PLH}	Propagation Delay	4.0	6.2	9.0	3.5	9.5	ns
t _{PHL}	S_n to \overline{Z}	3.2	5.2	7.5	3.2	7.5	
t _{PLH}	Propagation Delay	4.5	7.5	10.5	4.5	12.0	ns
t _{PHL}	S _n to Z	4.0	6.2	9.0	4.0	9.0	ns
t _{PLH}	Propagation Delay	3.0	4.7	6.1	3.0	7.0	
t _{PHL}	E to Z	3.0	4.4	6.0	2.5	6.0	ns
t _{PLH}	Propagation Delay	5.0	7.0	9.5	4.0	10.5	
t _{PHL}	E to Z	3.5	5.3	7.0	3.0	7.5	ns
t _{PLH}	Propagation Delay	3.0	4.8	6.5	3.0	7.0	
t _{PHL}	In to Z	1.5	2.5	4.0	1.5	5.0	ns
t _{PLH}	Propagation Delay	3.0	4.8	6.5	2.5	7.5	
t _{PHL}	I _n to Z	3.7	5.5	7.0	3.7	7.5	ns