


# CD54HCT573, CD74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS455A – FEBRUARY 2001 – REVISED MAY 2003

- 4.5-V to 5.5-V  $V_{CC}$  Operation
- Wide Operating Temperature Range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- Balanced Propagation Delays and Transition Times
- Standard Outputs Drive Up To 10 LS-TTL Loads
- Significant Power Reduction Compared to LS-TTL Logic ICs
- Inputs Are TTL-Voltage Compatible

CD54HCT573 . . . F PACKAGE  
CD74HCT573 . . . E OR M PACKAGE  
(TOP VIEW)



## description/ordering information

The 'HCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable ( $\overline{\text{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{\text{OE}}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$	PDIP – E	Tube	CD74HCT573E	CD74HCT573E
	SOIC – M	Tube	CD74HCT573M	HCT573M
		Tape and reel	CD74HCT573M96	
	CDIP – F	Tube	CD54HCT573F3A	CD54HCT573F3A

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


# CD54HCT573, CD74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS455A – FEBRUARY 2001 – REVISED MAY 2003

FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	$\pm 20$ mA
Continuous output drain current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 35$ mA
Continuous output source or sink current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	$\pm 50$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): E package	69°C/W
M package	58°C/W
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# CD54HCT573, CD74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS455A – FEBRUARY 2001 – REVISED MAY 2003

## recommended operating conditions (see Note 3)

	T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>CC</sub> Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage	2		2		2		V
V <sub>IL</sub> Low-level input voltage		0.8		0.8		0.8	V
V <sub>I</sub> Input voltage		V <sub>CC</sub>		V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>O</sub> Output voltage		V <sub>CC</sub>		V <sub>CC</sub>		V <sub>CC</sub>	V
Δt/Δv Input transition rise or fall rate		500		500		500	ns

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	4.5 V	4.4		4.4		4.4		V
		I <sub>OH</sub> = -6 mA		3.98		3.7		3.84		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	4.5 V	0.1		0.1		0.1		V
		I <sub>OL</sub> = 6 mA		0.26		0.4		0.33		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		5.5 V	±0.1		±1		±1		μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0		5.5 V	±0.5		±10		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0		5.5 V	8		160		80		μA
ΔI <sub>CC</sub> †	One input at V <sub>CC</sub> - 2.1 V, Other inputs at 0 or V <sub>CC</sub>		4.5 V to 5.5 V	360		490		450		μA
C <sub>i</sub>				10		10		10		pF
C <sub>o</sub>				10		10		10		pF

† Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

### HCT INPUT LOADING TABLE

INPUT	UNIT LOAD
$\overline{OE}$	1.25
Any D	0.3
LE	0.65

Unit load is ΔI<sub>CC</sub> limit specified in electrical characteristics table (e.g., 360 μA max at 25°C).

**CD54HCT573, CD74HCT573**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCLS455A – FEBRUARY 2001 – REVISED MAY 2003

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 4.5\text{ V}$  (unless otherwise noted) (see Figure 1)

	$T_A = 25^\circ\text{C}$		$T_A = -55^\circ\text{C}$ TO $125^\circ\text{C}$		$T_A = -40^\circ\text{C}$ TO $85^\circ\text{C}$		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$ Pulse duration, LE high	16		24		20		ns
$t_{su}$ Setup time, data before LE↓	13		20		16		ns
$t_h$ Hold time, data after LE↓	10		15		13		ns

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 4.5\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$		$T_A = -55^\circ\text{C}$ TO $125^\circ\text{C}$		$T_A = -40^\circ\text{C}$ TO $85^\circ\text{C}$		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	D	Q	$C_L = 50\text{ pF}$	35		53		44		ns
	LE			35		53		44		
$t_{en}$	$\overline{OE}$	Q	$C_L = 50\text{ pF}$	35		53		44		ns
$t_{dis}$	$\overline{OE}$	Q	$C_L = 50\text{ pF}$	35		53		44		ns
$t_t$		Q	$C_L = 50\text{ pF}$	12		18		15		ns

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	53	pF



# CD54HCT573, CD74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS455A – FEBRUARY 2001 – REVISED MAY 2003

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and test-fixture capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
  - D. For clock inputs,  $f_{max}$  is measured with the input duty cycle at 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .
  - G.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .
  - H.  $t_{pLH}$  and  $t_{pHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**