

74F194

4-Bit Bidirectional Universal Shift Register

General Description

The 74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers.

Features


- Typical shift frequency of 150 MHz
- Asynchronous master reset
- Hold (do nothing) mode
- Fully synchronous serial or parallel data transfers

Ordering Code:


Order Number	Package Number	Package Description
74F194SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F194SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F194PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
S_0, S_1	Mode Control Inputs	1.0/1.0	20 μ A/0.6 mA
P_0-P_3	Parallel Data Inputs	1.0/1.0	20 μ A/0.6 mA
D_{SR}	Serial Data Input (Shift Right)	1.0/1.0	20 μ A/0.6 mA
D_{SL}	Serial Data Input (Shift Left)	1.0/1.0	20 μ A/0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/0.6 mA
\overline{MR}	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μ A/0.6 mA
Q_0-Q_3	Parallel Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 74F194 contains four edge-triggered D-type flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S_0, S_1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P_0-P_3) and Serial data (D_{SR}, D_{SL}) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (MR) overrides all other inputs and forces the outputs LOW.

Mode Select Table

Operating Mode	Inputs					Outputs				
	MR	S_1	S_0	D_{SR}	D_{SL}	P_n	Q_0	Q_1	Q_2	Q_3
Reset	L	X	X	X	X	X	L	L	L	L
Hold	H	I	I	X	X	X	q ₀	q ₁	q ₂	q ₃
Shift Left	H	h	I	X	I	X	q ₁	q ₂	q ₃	L
	H	h	I	X	h	X	q ₁	q ₂	q ₃	H
Shift Right	H	I	h	I	X	X	L	q ₀	q ₁	q ₂
	H	I	h	h	X	X	H	q ₀	q ₁	q ₂
Parallel Load	H	h	h	X	X	p _n	p ₀	p ₁	p ₂	p ₃


H (h) = HIGH Voltage Level

L (I) = LOW Voltage Level

p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.

X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)		Recommended Operating Conditions					
Storage Temperature	-65°C to +150°C						
Ambient Temperature under Bias	-55°C to +125°C						
Junction Temperature under Bias	-55°C to +150°C						
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V						
Input Voltage (Note 2)	-0.5V to +7.0V						
Input Current (Note 2)	-30 mA to +5.0 mA						
Voltage Applied to Output							
in HIGH State (with $V_{CC} = 0V$)							
Standard Output	-0.5V to V_{CC}						
3-STATE Output	-0.5V to +5.5V						
Current Applied to Output							
in LOW State (Max)	twice the rated I_{OL} (mA)						
DC Electrical Characteristics							
Symbol	Parameter	Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage 10% V_{CC} 5% V_{CC}	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V_{OL}	Output LOW Voltage 10% V_{CC}			0.5			$I_{OL} = 20 \text{ mA}$
I_{IH}	Input HIGH Current			5.0	μA	Max	$V_{IN} = 2.7V$
I_{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	$V_{IN} = 7.0V$
I_{CEX}	Output HIGH Leakage Current			50	μA	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \text{ }\mu\text{A}$ All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current			3.75	μA	0.0	$V_{OD} = 150 \text{ mV}$ All Other Pins Grounded
I_{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
I_{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I_{CC}	Power Supply Current		33	46	mA	Max	

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			Units
		Min	Typ	Max	Min	Max	Min	Max	Min	Max	
t_{MAX}	Maximum Shift Frequency	105	150		90		90				MHz
t_{PLH}	Propagation Delay CP to Q_n	3.5	5.2	7.0	3.0	8.5	3.5	8.0	3.5	8.0	ns
t_{PHL}	Propagation Delay MR to Q_n	4.5	8.6	12.0	4.5	14.5	4.5	14.0	4.5	14.0	ns

AC Operating Requirements

Symbol	Parameter	$T_A = +25^\circ C$ $V_{CC} = +5.0V$		$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = +5.0V$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
$t_S(H)$	Setup Time, HIGH or LOW P_n or D_{SR} or D_{SL} to CP	4.0		6.0		4.0		ns
$t_S(L)$		4.0		4.0		4.0		
$t_H(H)$	Hold Time, HIGH or LOW P_n or D_{SR} or D_{SL} to CP	1.0		1.5		1.0		ns
$t_H(L)$		0		1.0		1.0		
$t_S(H)$	Setup Time, HIGH or LOW S_n to CP	10.0		10.5		11.0		ns
$t_S(L)$		8.0		8.0		8.0		
$t_H(H)$	Hold Time, HIGH or LOW S_n to CP	0		0		0		ns
$t_H(L)$		0		0		0		
$t_W(H)$	CP Pulse Width, HIGH	5.0		5.5		5.5		ns
$t_W(L)$	MR Pulse Width, LOW	5.0		5.0		5.0		ns
t_{REC}	Recovery Time MR to CP	9.0		9.0		11.0		ns