April 1988 Revised September 2000

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

General Description

FAIRCHILD

SEMICONDUCTOR

The 74F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs asynchronously override the clocks.


Ordering Code:

Order Number	Package Number	Package Description
74F193SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F193SJ (Note 1)	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F193PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Note 1: Device not available in Tape and Reel.

Logic Symbols



Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS009497

www.fairchildsemi.com

Unit Loading/Fan Out

74

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/-1.8 mA	
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA	
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA	
Q ₀ –Q ₃	Flip-Flop Outputs	50/33.3	–1 mA/20 mA	
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	–1 mA/20 mA	
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	–1 mA/20 mA	

Functional Description

Function Table

The 74F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{\mathsf{TC}}_{\mathsf{U}} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{U}}$$
$$\overline{\mathsf{TC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{D}}$$


The 74F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.


MR PL CPu CPD Mode Н Х Х Х Reset (Asyn.) L L Х Х Preset (Asyn.) L н н н No Change L Count Up н н н Count Down L н

H = HIGH Voltage Level

L = LOW Voltage Level

State Diagram





74F193

Absolute Maximum Ratings(Note 2)

-65°C to +150°C
$-55^{\circ}C$ to $+125^{\circ}C$
-55°C to +150°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
–0.5V to V _{CC}
-0.5V to +5.5V
twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Paramete	r	Min	Тур	Max	Units	V _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltag	e			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
IIH	Input HIGH				5.0		Max	V _{IN} = 2.7V	
	Current				5.0		IVIAA	v _{IN} = 2.7 v	
I _{BVI}	Input HIGH Current				100	μA	Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAA	v _{IN} = 7.0 v	
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC	
V _{ID}	Input Leakage		4.75			V	0.0	I _{ID} = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current				5.75	μΑ	0.0	All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (MR, \overline{PL}, P_n)$	
					-1.8			$V_{IN} = 0.5V (CP_u, CP_D)$	
I _{OS}	Output Short-Circuit Curre	ent	-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{CC}	Power Supply Current			38	55	mA	Max		

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	1
f _{MAX}	Maximum Count Frequency	100	125		90		MHz
t _{PLH}	Propagation Delay	4.0	7.0	9.0	4.0	10.0	
t _{PHL}	$CP_U \text{ or } CP_D \text{ to}$ TC _U or TC _D	3.5	6.0	8.0	3.5	9.0	ns
t _{PLH}	Propagation Delay	4.0	6.5	8.5	4.0	.0 9.5	
t _{PHL}	CP _U or CP _D to Q _n	5.5	9.5	12.5	5.5	13.5	ns
t _{PLH}	Propagation Delay	3.0	4.5	7.0	3.0	8.0	ns
t _{PHL}	P _n to Q _n	6.0	11.0	14.5	6.0	15.5	
t _{PLH}	Propagation Delay	5.0	8.5	11.0	5.0	12.0	ns
t _{PHL}	PL to Q _n	5.5	10.0	13.0	5.5	14.0	115
t _{PHL}	Propagation Delay MR to Q _n	5.5	11.0	14.5	5.5	15.5	
t _{PLH}	Propagation Delay MR to TC _U	6.0	10.5	13.5	6.0	14.5	ns
t _{PHL}	Propagation Delay MR to TC _D	6.0	11.5	14.5	6.0	15.5	
t _{PLH}	Propagation Delay	7.0	12.0	15.5	7.0	16.5	20
t _{PHL}	PL to TC _U or TC _D	7.0	11.5	14.5	7.0	15.5	ns
t _{PLH}	Propagation Delay	7.0	11.5	14.5	7.0	15.5	ns
t _{PHL}	P_n to \overline{TC}_U or \overline{TC}_D	6.5	11.0	14.0	6.5	15.0	ns

AC Operating Requirements

Symbol		T _A = +25	T _A = +25°C		$T_A = 0^{\circ}C$ to +70°C		
	Parameter	V _{CC} = +5	.0V	$V_{CC} = +5.0V$		Units	
		Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	4.5		5.0			
t _S (L)	P _n to PL	4.5		5.0			
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		ns	
t _H (L)	P _n to PL	2.0		2.0			
t _W (L)	PL Pulse Width, LOW	6.0		6.0		ns	
t _W (L)	CP _U or CP _D	5.0			5.0	ns	
	Pulse Width, LOW	5.0		5.0			
t _W (L)	CP _U or CP _D						
	Pulse Width, LOW	10.0		10.0		ns	
	(Change of Direction)						
t _W (H)	MR Pulse Width, HIGH	6.0		6.0		ns	
t _{REC} Recovery Time PL to CP _U or CP _D	Recovery Time	6.0		6.0		ns	
	PL to CP _U or CP _D	0.0	0.0		0.0		
t _{REC}	Recovery Time	4.0		4.0		ns	
	MR to CP _U or CP _D	4.0	4.0		4.0		

74F193

www.fairchildsemi.com